



Digital Integrated Circuits

The Wire

The Wire




schematics

physical


Wire?

- metal line / poly silicon / n⁺ p⁺ diffusion layer → delay / power / noise (reliability)
- Include all parasitic effect ?
- Not feasible for millions of circuit nodes → circuit behavior is only determined by a few dominant parameter → clear insight into the parasitic wiring effects

Interconnect Impact on Chip



Wire Models




All-inclusive model

R, L, C

→ R, C when $R \uparrow$ or T_{rise}/T_{fall} is slow

→ C only when wire is short or $R \downarrow$

→ Inter-wire C is ignored when space between wires is large




Capacitance-only


Impact of Interconnect Parasitics

- Interconnect parasitics
 - reduce reliability
 - affect performance and power consumption

- Classes of parasitics
 - Capacitive
 - Resistive
 - Inductive




Nature of Interconnect




INTERCONNECT


Capacitance



Capacitance of Wire Interconnect




Fanout



Simplified Model


Capacitance: The Parallel Plate Model




$$C_{int} = \frac{\epsilon_{di}}{t_{di}} WL$$

$$S_{C_{wire}} = \frac{S}{S \cdot S_L} = \frac{1}{S_L}$$

Fringing Capacitance




(a)



(b)


$$c_{wire} = c_{pp} + c_{fringe} = \frac{w\epsilon_{di}}{t_{di}} + \frac{2\pi\epsilon_{di}}{\log(t_{di}/H)}$$

Fringing versus Parallel Plate




(from [Bakoglu89])

Interwire Capacitance



Impact of Interwire Capacitance



(from [Bakoglu89])

Wiring Capacitances (0.25 μm CMOS)

	Field	Active	Poly	Al1	Al2	Al3	Al4
Poly	88						
Al1	30	41	57				
Al2	13	15	17	36			
Al3	8.9	9.4	10	15	41		
Al4	6.5	6.8	7	8.9	15	35	
Al5	5.2	5.4	5.4	6.6	9.1	14	38

Capacitance of Metal Wire


□ Example

- Al1 layer L=10cm W=1um
- Total capacitance?


- Total capacitance = 11pF
 - Area cap = $(0.1 \times 10^6 \text{ um}^2) \times 30 \text{ aF/um}^2 = 3 \text{ pF}$
 - Fringing cap = $2 \times (0.1 \times 10^6 \text{ um}^2) \times 40 \text{ aF/um}^2 = 8 \text{ pF}$

INTERCONNECT

Resistance



Wire Resistance



Resistance of Metal Wire

□ Example

- Al1 layer L=10cm W=1um, sheet R = 0.075Ω/□
- Polysilicon L=10cm W=1um, sheet R = 175Ω/□
- Total Resistance ?

- Total Resistance
 - Al1 → $R_{\text{wire}} = 0.075\Omega/\square \times (0.1 \times 10^6 \mu\text{m}^2) / 1\mu\text{m} = 7.5\text{K}\Omega$
 - Polysilicon → $R_{\text{wire}} = 175\Omega/\square \times (0.1 \times 10^6 \mu\text{m}^2) / 1\mu\text{m} = 17.5\text{M}\Omega$


Interconnect Resistance

Material	ρ ($\Omega\text{-m}$)
Silver (Ag)	1.6×10^{-8}
Copper (Cu)	1.7×10^{-8}
Gold (Au)	2.2×10^{-8}
Aluminum (Al)	2.7×10^{-8}
Tungsten (W)	5.5×10^{-8}

Dealing with Resistance

- **Selective Technology Scaling**
- **Use Better Interconnect Materials**
 - reduce average wire-length
 - e.g. copper, silicides
- **More Interconnect Layers**
 - reduce average wire-length

Polycide Gate MOSFET




Silicides: WSi_2 , TiSi_2 , PtSi_2 and TaSi

Conductivity: 8-10 times better than Poly

Sheet Resistance

Material	Sheet Resistance (Ω/\square)
n- or p-well diffusion	1000 – 1500
n^+ , p^+ diffusion	50 – 150
n^+ , p^+ diffusion with silicide	3 – 5
n^+ , p^+ polysilicon	150 – 200
n^+ , p^+ polysilicon with silicide	4 – 5
Aluminum	0.05 – 0.1

Modern Interconnect




Example: Intel 0.25 micron Process

5 metal layers
Ti/Al - Cu/Ti/TiN
Polysilicon dielectric


LAYER	PITCH	THICK	A.R.
Isolation	0.67	0.40	-
Polysilicon	0.64	0.25	-
Metal 1	0.64	0.48	1.5
Metal 2	0.93	0.90	1.9
Metal 3	0.93	0.90	1.9
Metal 4	1.60	1.33	1.7
Metal 5	2.56	1.90	1.5
	μm	μm	

Layer pitch, thickness and aspect ratio



INTERCONNECT

Inductance



Inductance


- $\Delta V = L \frac{di}{dt} \rightarrow L?$
- $CL = \epsilon \mu$
 - ← Maxwell's law

$$v = \frac{1}{\sqrt{LC}} = \frac{1}{\sqrt{\epsilon\mu}} = \frac{C_0}{\sqrt{\epsilon_r \mu_r}}$$

Inductance of Metal Wire

□ Example


- $C = (W \times 30 + 2 \times 40) \text{aF}/\mu\text{m}$
- $L = \epsilon \mu / C = (3.9 \times 8.854 \times 10^{-12}) \times (4\pi \times 10^{-7}) / C$
 - $W=0.4\mu\text{m}$ $C=92\text{aF}/\mu\text{m}$ $L=0.47\text{pH}/\mu\text{m}$
 - $W=1\mu\text{m}$ $C=110\text{aF}/\mu\text{m}$ $L=0.39\text{pH}/\mu\text{m}$
 - $W=10\mu\text{m}$ $C=380\text{aF}/\mu\text{m}$ $L=0.11\text{pH}/\mu\text{m}$
- $R=0.075/W \Omega/\mu\text{m}$
- $\omega L=R$? $\rightarrow 30.6\text{GHz}$ for $W=1\mu\text{m}$



Interconnect Modeling

The Lumped Model

Simple but effective for digital IC




Lumped Model of Metal Wire

□ Example

- Al1 layer $L=10\text{cm}$ $W=1\mu\text{m} \rightarrow C_{\text{lumped}} = 11\text{pF}$
- $R_{\text{driver}} = 10\text{K}\Omega$
- $V_{\text{out}}(t) = (1 - e^{-t/\tau})V$
 - $\tau = R_{\text{driver}} \times C_{\text{lumped}} = 10\text{K}\Omega \times 11\text{pF}$
 - 50% $\rightarrow t = \ln(2) \tau = 0.69 \tau = 76\text{ns}$
 - 90% $\rightarrow t = \ln(9) \tau = 2.2 \tau = 242\text{ns}$


Lumped RC-Model (Elmore Delay)



$$R_{ik} = \sum_N R_j \Rightarrow (R_j \in [path(s \rightarrow i) \cap path(s \rightarrow k)])$$

$$\tau_{Di} = \sum_{k=1} C_k R_{ik}$$

The Elmore Delay - RC Chain



$$\tau_N = \sum_{i=1}^N R_i \sum_{j=i}^N C_j = \sum_{i=1}^N C_i \sum_{j=1}^i R_j$$

Wire Model




Assume: Wire modeled by N equal-length segments

$$\tau_{DN} = \left(\frac{L}{N}\right)^2 (rc + 2rc + \dots + Nrc) = (rcL^2) \frac{N(N+1)}{2N} = RC \frac{N+1}{2}$$

For large values of N:

$$\tau_{DN} = \frac{RC}{2} = \frac{rcL^2}{2}$$

The Distributed RC-line




$$rc \frac{\partial^2 V}{\partial t^2} = \frac{\partial^2 V}{\partial x^2}$$

$$\tau(V_{out}) = \frac{rc L^2}{2}$$

The diffusion equation


Step-response of RC wire as a function of time and space




RC-Models

Voltage Range	Lumped RC-network	Distributed RC-network
0→50% (t_p)	0.69 RC	0.38 RC
0→63% (τ)	RC	0.5 RC
10%→90% (t_r)	2.2 RC	0.9 RC

Step Response of Lumped and Distributed RC Networks:
Points of Interest.



Driving an RC-line



$$\tau_D = R_s C_w + \frac{R_w C_w}{2} = R_s C_w + 0.5 r_w c_w L^2$$

$$t_p = 0.69 R_s C_w + 0.38 R_w C_w$$

Design Rules of Thumb

- rc delays should only be considered when $t_{pRC} \gg t_{p\text{gate}}$ of the driving gate

$$L_{\text{crit}} \gg \sqrt{t_{p\text{gate}}/0.38rc}$$

- rc delays should only be considered when the rise (fall) time at the line input is smaller than RC, the rise (fall) time of the line

$$t_{\text{rise}} < RC$$

- when not met, the change in the signal is slower than the propagation delay of the wire