

Digital Integrated Circuits


The Devices

© Digital Integrated Circuits^{2nd}


Goal of this chapter


- □ Present intuitive understanding of device operation
- □ Introduction of basic device equations
- □ Introduction of models for manual analysis
- □ Introduction of models for SPICE simulation
- □ Analysis of secondary and deep-sub-micron effects
- Future trends

The Diode



Cross-section of *pn*junction in an IC process






diode symbol

Mostly occurring as parasitic element in Digital ICs


© Digital Integrated Circuits^{2nd}

Depletion Region




© Digital Integrated Circuits^{2nd}

Diode Current




$$I_D = I_S \left(e^{V_D / \phi_T} - 1 \right)$$

© Digital Integrated Circuits^{2nd}





Typically avoided in Digital ICs



The Dominant Operation Mode

Models for Manual Analysis






(a) Ideal diode model


(b) First-order diode model

Junction Capacitance

Forward bias $\uparrow \rightarrow$ potential barrier $\downarrow \rightarrow$ depletion region $\downarrow \rightarrow$ cap. \uparrow Reverse bias $\uparrow \rightarrow$ potential barrier $\uparrow \rightarrow$ depletion region $\uparrow \rightarrow$ cap. \downarrow



© Digital Integrated Circuits^{2nd}




Avalanche Breakdown

High reverse voltage \rightarrow E-field $\uparrow \rightarrow$ carriers are accelerated to high velocity \rightarrow High energy carriers create electron-hole pair in the depletion region \rightarrow carriers increase \rightarrow currents increase

© Digital Integrated Circuits^{2nd}

Diode Model




SPICE Parameters


$$i = I_{S} (e^{v/nV_{T}} - 1)$$
 $C_{D} = \frac{C_{j0}}{(1 - V_{D}/\phi_{0})^{m}} + \frac{\tau_{T}I_{S}}{\phi_{T}}e^{V_{D}/n\phi_{T}}$


Parameter Name	Symbol	SPICE Name	Units	Default Value
Saturation current	I_S	IS	А	1.0 E-14
Emission coefficient	п	Ν	-	1
Series resistance	R_S	RS	Ω	0
Transit time	$ au_T$	TT	sec	0
Zero-bias junction capacitance	C_{j0}	CJ0	F	0
Grading coefficient	т	М	-	0.5
Junction potential	\$ _0	VJ	v	1

First Order SPICE diode model parameters.


What is a Transistor?








The MOS Transistor




MOS Transistors - Types and Symbols




If the fourth terminal is not shown,

It is assumed that the body is connected to the appropriate supply

Threshold Voltage: Concept




The Threshold Voltage




© Digital Integrated Circuits^{2nd}

The Body Effect




Current-Voltage Relations




© Digital Integrated Circuits^{2nd}

Transistor in Linear



MOS transistor and its bias conditions

Transistor in Saturation



Current-Voltage Relations Long-Channel Device

Linear Region: $V_{DS} \leq V_{GS} - V_T$


$$I_D = k_n \frac{W}{L} \left((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

with

 $k'_n = \mu_n C_{OX} = \frac{\mu_n \varepsilon_{OX}}{t_{ox}}$ Process Transconductance Parameter

Saturation Mode: $V_{DS} \ge V_{GS} - V_T$ Channel Length Modulation $I_D = \frac{k'_n W}{2 L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$

A model for manual analysis



$$V_{DS} > V_{GS} - V_T$$

$$I_D = \frac{k'_n W}{2L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

$$V_{DS} < V_{GS} - V_T$$


$$I_D = k'_n \frac{W}{L} ((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2})$$

with


$$V_T = V_{T0} + \gamma (\sqrt{\left|-2\phi_F + V_{SB}\right|} - \sqrt{\left|-2\phi_F\right|})$$


© Digital Integrated Circuits^{2nd}

Current-Voltage Relations Deep-Submicron Era (Short Channel Devices)




© Digital Integrated Circuits^{2nd}






Short channel devices $\rightarrow V_{DD} \downarrow \rightarrow$ look like long channel devices

 I_D versus V_{GS}




© Digital Integrated Circuits^{2nd}

I_D versus V_{DS}




© Digital Integrated Circuits^{2nd}

A unified model for manual analysis




$$\begin{split} I_D &= 0 \text{ for } V_{GT} \leq 0 \\ I_D &= k' \frac{W}{L} \left(V_{GT} V_{min} - \frac{V_{min}^2}{2} \right) (1 + \lambda V_{DS}) \text{ for } V_{GT} \geq 0 \\ \text{with } V_{min} &= \min(V_{GT}, V_{DS}, V_{DSAT}), \\ V_{GT} &= V_{GS} - V_T, \\ \text{and } V_T &= V_{T0} + \gamma (\sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|-2\phi_F|}) \end{split}$$

Simple Model versus SPICE



© Digital Integrated Circuits^{2nd}

A PMOS Transistor




© Digital Integrated Circuits^{2nd}

Transistor Model for Manual Analysis

Table 3.2 Parameters for manual model of generic 0.25 μm CMOS process (minimum length device).

	<i>V</i> _T (V)	γ (V ^{0.5})	V _{DSAT} (V)	k' (A/V ²)	λ (V ⁻¹)
NMOS	0.43	0.4	0.63	$115 imes 10^{-6}$	0.06
PMOS	-0.4	-0.4	-1	$-30 imes10^{-6}$	-0.1






$$R_{eq} = \frac{1}{2} \left(\frac{V_{DD}}{I_{DSAT}(1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT}(1 + \lambda V_{DD}/2)} \right) \approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left(1 - \frac{5}{6} \lambda V_{DD} \right)$$

© Digital Integrated Circuits^{2nd}

The Transistor as a Switch



© Digital Integrated Circuits^{2nd}

The Transistor as a Switch


Table 3.3 Equivalent resistance R_{eq} (*W*/*L*= 1) of NMOS and PMOS transistors in 0.25 µm CMOS process (with $L = L_{min}$). For larger devices, divide R_{eq} by *W*/*L*.

<i>V_{DD}</i> (V)	l	1.5	2	2.5
NMOS (kΩ)	35	19	15	13
PMOS (kΩ)	115	55	38	31


MOS Capacitances Dynamic Behavior



Dynamic Behavior of MOS Transistor




© Digital Integrated Circuits^{2nd}



© Digital Integrated Circuits^{2nd}

Gate Capacitance




Operation Region	C_{gb}	Cgs	Cgd	
Cutoff	C _{ox} WL _{eff}	0	0	
Triode	0	$C_{ox}WL_{eff}/2$	$C_{ox}WL_{eff}/2$	
Saturation	0	$(2/3)C_{ox}WL_{eff}$	0	

Most important regions in digital design: saturation and cut-off

© Digital Integrated Circuits^{2nd}


Gate Capacitance



Capacitance as a function of V_{GS} (with V_{DS} = 0)


Capacitance as a function of the degree of saturation

Measuring the Gate Cap




© Digital Integrated Circuits^{2nd}

Diffusion Capacitance (Junction Cap.)



© Digital Integrated Circuits^{2nd}

Junction Capacitance



Capacitances in 0.25 µm CMOS process


	C_{ox} (fF/ μ m ²)	C _O (fF/μm)	C_j (fF/ μ m ²)	<i>m</i> _j		C _{jsw} (fF/µm)	m _{jsw}	φ _{bsw} (V)
NMOS	6	0.31	2	0.5	0.9	0.28	0.44	0.9
PMOS	6	0.27	1.9	0.48	0.9	0.22	0.32	0.9

The Sub-Micron MOS Transistor

Threshold Variations
 Subthreshold Conduction
 Parasitic Resistances



Threshold Variations




Threshold as a function of the length (for $lowV_{DS}$)

Short channel effect? Narrow channel effect? Drain-induced barrier lowering (DIBL)? Punch-through?


Drain-induced barrier lowering (DIBL) (for low *L*)

© Digital Integrated Circuits^{2nd}

Hot carrier effect




Sub-Threshold Conduction



© Digital Integrated Circuits^{2nd}


Sub-Threshold I_D vs V_{GS}

$$I_D = I_0 e^{\frac{qV_{GS}}{nkT}} \left(1 - e^{-\frac{qV_{DS}}{kT}} \right)$$





Sub-Threshold I_D vs V_{DS}



Subthreshold MOS Characteristics - EE141 0.25u process

Date/Time run: 01/30/02 16:26:16 Temperature: 27.0 (A) nmosWlbsim3_025uIdVds.dat (active) (A) nmosWlbsim3_05uIdVds.dat (active) (A) nmosWl

© Digital Integrated Circuits^{2nd}




Summary of MOSFET Operating Regions

 $\Box \text{ Strong Inversion } V_{GS} > V_T$

- Linear (Resistive) $V_{DS} < V_{DSAT}$
- Saturated (Constant Current) $V_{DS} \ge V_{DSAT}$
- \Box Weak Inversion (Sub-Threshold) $V_{GS} \leq V_T$
 - Exponential in V_{GS} with linear V_{DS} dependence


Parasitic Resistances



TR. Scale down \rightarrow shallow junction & small contact \rightarrow R \uparrow Metal over S/D = silicidation \rightarrow R \downarrow

© Digital Integrated Circuits^{2nd}


Latch-up



(a) Origin of latchup

(b) Equivalent circuit

Future Perspectives



25 nm FINFET MOS transistor

© Digital Integrated Circuits^{2nd}